

# Supercomputers, real and imagined

hpcgarage.org/groppfest

Rich Vuduc, Georgia Tech

For Bill Gropp, in memory of Hormozd Gahvari (1981–2016)

PRESENTED TO

ICERM — September 13 & 14, 2025

Parallel Computational Fluid Dynamics
Towards Teraflops, Optimization and Novel Formulations
D. Keyes, A. Ecer, J. Periaux, N. Satofuka and P. Fox (Editors)
© 2000 Elsevier Science B.V. All rights reserved.

241

Towards Realistic Performance Bounds for Implicit CFD Codes

W. D. Gropp, a\* D. K. Kaushik, b† D. E. Keyes, c‡ and B. F. Smithd§

<sup>a</sup>Mathematics and Computer Science Division, Argonne National Laboratory, Argonne, IL 60439, gropp@mcs.anl.gov.

<sup>b</sup>Mathematics and Computer Science Division, Argonne National Laboratory, Argonne, IL 60439 and Computer Science Department, Old Dominion University, Norfolk, VA 23529, kaushik@cs.odu.edu.

<sup>c</sup>Mathematics & Statistics Department, Old Dominion University, Norfolk, VA 23529, ISCR, Lawrence Livermore National Laboratory, Livermore, CA 94551, and ICASE,

Finally, we store the N output vector elements. This leads to the following esting the data volume:

Total Bytes Transferred =  $m * \text{sizeof\_int} + 2 * m * N * \text{sizeof\_double}$ + $nz * (\text{sizeof\_int} + \text{sizeof\_double})$ = 4 \* (m + nz) + 8 \* (2 \* m \* N + nz).

This gives us an estimate of the bandwidth required in order for the processo: 2 \* nz \* N flops at the peak speed:

Bytes Transferred/fmadd = 
$$\left(16 + \frac{4}{N}\right) \frac{m}{nz} + \frac{12}{N}$$
.

Alternatively, given a memory performance, we can predict the maximum ach performance. This results in

$$M_{BW} = \frac{2}{(16 + \frac{4}{N})\frac{m}{nz} + \frac{12}{N}} \times BW,$$

where  $M_{BW}$  is measured in Mflops/sec and BW stands for the available memory width in Mbytes/s, as measured by STREAM [11] benchmark. (The raw bandwidths

## What should we build?

What will we build?

What could we build?

# What should we build?

## Hormozd Gahvari (1981–2016)

Beginning around 2010—the predawn of exascale—Hormozd, Bill, and colleagues wrote a series speculating on the "speeds and feeds" necessary to build machines that could achieve 1 EF/s on "classical" scientific kernels, like FFTs, FMMs, and AMG, among others.

PRESENTED TO:

ICERM — September 13-14, 2025



An Introductory Exascale Feasibility Study for FFTs and Multigrid

Hormozd Gahvari and William Gropp

Computer Science Department

University of Illinois at Urbana-Champaign

{gahvari,wgropp}@illinois.edu

**Abstract** 

l 1 billion of them to achieve this level of perfor-

nce. At this scale, some important questions need

be answered on the applications end. What appli-

ions are feasible at this scale? What needs to be

te to make them scalable? How does the hardware

re to adapt to meet application needs? In this paper,

introduce a new feasibility-based approach to an-

ering these questions. Our approach involves finding

per and lower bounds on problem size and machine

ameters to determine a feasibility region for the

dication in question. As the underlying architecture

a future exascale machine is currently unknown, we

LogP-based performance models and vary machine

ameters to give architecture-indepenent hardware

straints. We consider both strong-scaling and weak-

ling scenarios, and present results for two applica-

is, the Fast Fourier Transform and basic geometric

ltigrid. The results show substantial constraints that

With the recent realization of petascale computing,

ention has now turned towards the next step, the

scale. An exascale machine is one that will be

able of performing  $10^{18}$  operations per second. It

expected that an exascale computer will require

dreds of millions to billions of processor cores,

make use of new technologies and perhaps novel

hitectures [1]. This is a huge jump from the ma-

nes of today, so the question of which algorithms

applications would scale to an exascale machine is

ertinent one. Scientists and engineers need to know

ich algorithms they should use on these machines.

plication programmers need to know on which

d to be satisfied to enable exascale performance.

Introduction

2011 IEEE International Parallel & Distributed Processing Symposium

Contents lists available at ScienceDirect

## J. Parallel Distrib. Comput.

journal homepage: www.elsevier.com/locate/jpdc

### FFT, FMM, and multigrid on the road to exascale: Performance challenges and opportunities

Huda Ibeid\*, Luke Olson, William Gropp

University of Illinois at Urbana-Champaign, Urbana, IL 61801, United States of America

#### ARTICLE INFO

Article history. Received 31 July 2018 Received in revised form 28 May 2019 Accepted 23 September 2019 Available online 9 October 2019

Keywords:

ABSTRACT

FFT, FMM, and multigrid methods are widely used fast and highly scalable so However, emerging large-scale computing systems are introducing challenges in petascale computers. Recent efforts (Dongarra et al. 2011) have identified sev design of exascale software that include massive concurrency, resilience mana high performance of heterogeneous systems, energy efficiency, and utilizing complex memory hierarchy expected at exascale. In this paper, we perform a mo of the FFT, FMM, and multigrid methods in the context of these projected cons use performance models to offer predictions about the expected performance system configurations based on current technology trends.

© 2019 Elsevier

Fast Fourier transform Fast multipole method Multigrid Exascale Performance modeling

MG can handle arbitrary geometries, varia

general boundary conditions. The focus of t

FMM, and geometric MG, although several ob

is to enable the development of application

full performance of exascale computing plats

these exascale platforms are not yet fully s

believed that they will require significant ch

hardware architecture relative to the curren

The IESP roadmap reports that technology to

constraints on the design of an exascale soft

expected to affect system software and app

**Concurrency:** Future supercomputing perfo

mainly on increases in system scale.

one million or more for current system

cale systems are likely to incorporate o

cores, assuming GHz technology. As

increase in concurrency necessitates

computing for large-scale scientific ap

exascale will lead to increases in the

Consequently, resilience will be a chall

cations on future exascale systems.

Heterogeneity: As accelerators advance in

switches, interconnects, and

**Resiliency:** The exponential increase in core

One aim of the International Exascale So

an algebraic setting as well [7].

are summarized as

#### 1. Introduction

Elliptic PDEs arise in many applications in computational science and engineering. Classic examples are found in computational astrophysics, fluid dynamics, molecular dynamics, plasma physics, and many other areas. The rapid solution of elliptic PDEs remains of wide interest and often represents a significant portion of simulation time.

The fast Fourier transform (FFT), the fast multipole method (FMM), and multigrid methods (MG) are widely used fast and highly scalable solvers for elliptic PDEs. The FFT, FMM, and MG methods have been used in a wide variety of scientific computing applications such as particle-in-cell methods, the calculation of long-range (electrostatic) interactions in many-particle systems, such as molecular dynamics and Monte Carlo sampling [3], and in signal analysis. The performance expectations of these methods helps guide algorithmic changes and optimizations to enable migration to exascale systems, as well as to help identify potential bottlenecks in exascale architectures. In addition, modeling helps assess the trade-offs at extreme scales, which can assist in choosing optimal methods and parameters for a given application and specific machine architecture.

Each method has advantages and disadvantages, and all have their place as PDE solvers. Generally, the FFT is used for uniform discretizations, FMM and geometric MG are efficient solvers on

\* Corresponding author.

https://doi.org/10.1016/j.jpdc.2019.09.014

0743-7315/© 2019 Elsevier Inc. All rights reserved.

E-mail addresses: hibeid@illinois.edu (H. Ibeid), lukeo@illinois.edu (L. Olson), wgropp@illinois.edu (W. Gropp).

and energy efficiency, heterogeneity h

extrapolated scalability.

Architectural constraints to attain 1 Exaflop/s for three scientific application classes

Abhinav Bhatele, Pritish Jetley, Hormozd Gahvari, Lukasz Wesolowski, William D. Gropp, Laxmikant V. Kalé Department of Computer Science University of Illinois at Urbana-Champaign Urbana, IL 61801, USA

E-mail: {bhatele, pjetley2, gahvari, wesolwsk, wgropp, kale}@illinois.edu

algorithms they should focus. Hardware and syst software designers need to know for which applicati The coming decade is going to see a push towards to optimize. In this paper, we look at the FFT scale computing. Assuming gigahertz cores, this multigrid because they are popular algorithms ans exascale systems will have between 100 million

concerns that we wish to highlight.

The rest of the paper is organized as follows. Sect 2 explains the overall approach to our feasibility stu Sections 3 and 4 examine the exascale feasibility of FFT and basic geometric multigrid, respectively. S tion 5 summarizes the results and lays out directi for future work.

which there are differing issues that cause scalabi

#### 2. Approach to Studying Feasibility

The main challenge in studying the feasibility applications at the exascale is that the specific des and machine parameters of a future exascale syst are far from known. There have been studies but no specific designs as of yet. So we can straightforwardly develop performance models, plus machine parameters, and make an easy determinat of feasibility.

What we can do, though, is treat the mach parameters as variables and see what is the range values they can take such that exascale performa is possible. Specifically, we adjust communicati related parameters such as latency and bandwi assuming the application is running on a hypothetic exascale machine with between 100 million and billion gigahertz cores. Our hypothetical machine v have  $2^{28}$  (almost 268.5 million) cores with each c having a compute time per floating-point operation  $t_c = 0.1$  ns. This translates to a peak performa of 2.68 ExaFLOPS. We also vary the problem size consider both strong-scaling (smaller problems that being solved today) and weak-scaling (larger proble that will be solvable with the increased proces count) scenarios.

Abstract— The first Teraflop/s computer, the ASCI Red, came operational in 1997, and it took more than 11 years · a Petaflop/s performance machine, the IBM Roadrunner, appear on the Top500 list. Efforts have begun to study hardware and software challenges for building an exascale ichine. It is important to understand and meet these challenges order to attain Exaflop/s performance. This paper presents feasibility study of three important application classes to mulate the constraints that these classes will impose on the ichine architecture for achieving a sustained performance of 1

The application classes being considered in this paper are ssical molecular dynamics, cosmological simulations and unuctured grid computations (finite element solvers). We analyze problem sizes required for representative algorithms in each ss to achieve 1 Exaflop/s and the hardware requirements in ms of the network and memory. Based on the analysis for hieving an Exaflop/s, we also discuss the performance of these gorithms for much smaller problem sizes.

Keywords-application scalability; exascale; performance anals; molecular dynamics; cosmology; finite element methods

#### I. Introduction

Parallel supercomputers have kept up the pace of peak rformance improvement: The first peak Petaflop/s machine, padrunner, appeared on the Top500 [1] list in June 2008, d multiple systems beyond that performance level have been anned for near future. The community has set a goal of ilding an Exaflop/s machine by 2018. There are several hardire challenges to be overcome before we break the Exaflop/s rrier - power/energy costs, memory costs, communication d others. The continuous frequency increase that we enjoyed the past has come to an end. In part due to this, it has been ear that a co-design approach, where machines are designed conjunction with exascale applications will be needed to hieve the goal of an Exaflop/s by 2018 [2].

Assuming that we can overcome the hardware challenges d an Exaflop/s machine is built, scientists will have to odify/develop algorithms and applications that scale to excale. To this end, we analyze three prevalent application isses that currently occupy a significant portion of compute cles on various supercomputers (supported by INCITE and 'AC allocation awards) – classical molecular dynamics, smological simulations and unstructured mesh computations nite element solvers).

Goals arising from the science involved suggest that the science entific communities using these applications will need exasca performance, so it is important to project the performance these applications on an exascale machine.

These three application classes encompass some of the mo common parallel data structures, including structured grid unstructured grids and particles (N-body). Between the thr chosen classes, a range of computational and communication patterns are covered which should provide insight into t scaling challenges we will face on the road to exascale. V consider weak scaling of these applications to the full size the machine. At exascale, scientifically important objective may also involve studying problems smaller than what wea scaling suggests (i.e. 1000 times larger problems compar with those on petascale). Therefore, we also study performan issues for smaller problem instances.

The first class of applications chosen for the study a molecular dynamics (MD) applications that focus on t simulation of biomolecular systems. Several highly scali MD codes are used today on supercomputers – NAMD [. AMBER [4], Gromacs [5], Desmond [6] and Blue Matter [ MD simulations involve calculation of forces on a syste of N atoms. We discuss different parallelization strategi for the force calculation and select the one with the lowe computation to communication ratio. For the purposes of the study, we consider only short-range calculations (also referr to as Lennard-Jones dynamics).

The second class of applications are cosmological simul tions. These applications constitute another important catego with a unique communication pattern. Gravitational solve for the N-body problem use one of many different method direct sum, tree-methods, particle-mesh methods and hybi codes. Some examples of cosmology codes are PkdGRAV [ ChaNGa [9], Enzo [10] and FLASH [11]. We consider tr methods for solving the N-body problem for our analysis a set aside hydrodynamics for a later study.

Unstructured grid problems, the third class under conside ation, arise frequently in science and engineering. Many pro lem domains have complex shapes that do not lend themselv well to a simple finite difference discretization. Setting t problem as an unstructured grid, which involves breaking t domain into triangles (in 2D) and tetrahedra (in 3D), allow for complicated domains to be discretized in a straightforwa

-2075/11 \$26.00 © 2011 IEEE 10.1109/IPDPS.2011.18

thorized licensed use limited to: Ge

om IEEE Xplore. Restrictions app

computer sociel

<sup>244-6443-2/10/\$26.</sup> doi:10.1109/IPDPS.2010.5470417

doi:10.1109/IPDPS.2011.18

## ed licensed use limited to: Georgia Institute of Technology. Downloaded on September 11,2025 at 15:53:15 UTC from IEEE Xplore. Restriction




Fig. 4. Communication pattern of a single node at the bottom three defin the Barnes-Hut tree. The striped region in the center represents the communication of particles assigned to the node, and the immediate squares represent the buckets along its faces. Progressively a squares represent remote cells at different depths that are requested by node for  $\theta_T=0.5$ . Circles of radii 2b, 4b and 8b described around centers of corner buckets determine which cells are requested.

the amount of communication generated per processor by expansion of higher-level cells as follows:

$$C_2^{\text{cell}} = 31 \left( \frac{\lg P_n}{3} - 1 \right)$$
 cells




Fig. 4. Communication pattern of a single node at the bottom three doin the Barnes-Hut tree. The striped region in the center represents the consultations subvolume of particles assigned to the node, and the immediate squarrounding it represent the buckets along its faces. Progressively lasquares represent remote cells at different depths that are requested by node for  $\theta_T=0.5$ . Circles of radii 2b, 4b and 8b described around centers of corner buckets determine which cells are requested.

the amount of communication generated per processor by expansion of higher-level cells as follows:

$$C_2^{\text{cell}} = 31 \left( \frac{\lg P_n}{3} - 1 \right) \text{ cells}$$

The expansion of each cell yields eight children. We assithat for each expanded cell, a single message is generable which contains all its children. This model may be exten




Fig. 11. Feasibility regions for molecular dynamics (MD), cosmology (N-body) and finite element solvers (FEM) for weak scaling to achieve 1 Exaflop/s

communication and computation, and a more complicated model in which there is substantial overlap of communication and computation.

in a

comp

of the

the co

comn

with (

the cc

expre

T = 1

In the

It cor

the re

one r

some

For si

It i

**3.2.1.** No Overlap Model. If we do not consider overlap of communication, we get that each processor computes its portion of the data, and during each communication round has to communicate with p other processors. The corresponding expression for the runtime of the 3D FFT using the LogP performance model is

$$T = t_c \frac{N}{P} \log_2 N + 2(p-1)(L+o) + 2(p-2)g$$

Note that we do not do any latency-hiding, because we treat the latency here as the cost to send the entire message, not just the first word.

**3.2.2. Overlap Model.** Now allowing overlap of communication and computation, we set up another performance model, using instead of LogP the LogGP model [10] which extends it by adding a bandwidth term G that represents a per-unit cost of transferring data over the network. The model assumes that one  $n \times \frac{n}{p}$  sheet is computed at a time, with communication of each sheet occurring after its computation,

rigaro or rodolomity darvoo in E and g for the object.

doi:10.1109/IPDPS.2010.5470417




Figure 4. Feasibility regions for FFT with overlap of communication and computation

communication and computation, and a more complicated model in which there is substantial overlap of communication and computation.

3.2.1. No Overlap Model. If we do not consider that each processor computes its portion of the data, and during each communication round has to communicate with p other processors. The corresponding expression for the runtime of the 3D FFT using the LogP performance model is

$$T = t_c \frac{N}{P} \log_2 N + 2(p-1)(L+o) + 2(p-2)g$$

Note that we do not do any latency-hiding, because we treat the latency here as the cost to send the entire message, not just the first word.

3.2.2. Overlap Model. Now a lowing overlap of communication and computation; we set up another performance model, using instead of LogP the LogGP model [10] which extends it by adding a bandwidth term G that represents a per-unit cost of transferring data over the network. The model assumes that one  $n \times \frac{n}{p}$  sheet is computed at a time, with communication of each sheet occurring after its computation,

in a

comp

the co

comn

with (

the cc

expre

T = 1

It cor

It i

one r

some

For si




Figure 4. Feasibility regions for FFT with overlap of communication and computation

11

communication and computation, and a more complicated model in which there is substantial overlap of communication and computation.

in a

3.2.1. No Overlap Model. If we do not consider everlap of the computes its portion of the data, and during each communication round has to communicate with p other processors. The corresponding expression for the runtime of the 3D FFT using the LogP performance model is

$$T = t_c \frac{N}{P} \log_2 N + 2(p-1)(L+o) + 2(p-2)g$$

Note that we do not do any latency-hiding, because we treat the latency here as the cost to send the entire message, not just the first word.

**3.2.2. Overlap Model.** Now all owing overlap of communication and computation; we set up another performance model, using instead of LogP the LogGP model [10] which extends it by adding a bandwidth term G that represents a per-unit cost of transferring data over the network. The model assumes that one  $n \times \frac{n}{p}$  sheet is computed at a time, with communication of each sheet occurring after its computation,

comp Feasibility Region for 3D FFT with Overlap,  $N = 1 \times 10^{13}$ Feasibility Region for 3D FFT with Overlap,  $N = 1 \times 10^{15}$ of the the co comn with c the ex max(a,b) (So who cares? Let's revisit later...) In the It cor 0.01 the re It i one r some Figure 4. Feasibility regions for FFT with overlap of communication and computation For si




Fig. 9. Roofline model of NVIDIA Tesla GPU and computation intensity of various




Fig. 9. Roofline model of NVIDIA Tesla GPU and computation intensity of various




Fig. 9. Roofline model of NVIDIA Tesla GPU and computation intensity of various

# What will we build?

(That last roofline exemplifying a way to answer this question.)

Gregory Abowd (GT). "Beyond Weiser: From ubiquitous computing to collective computing." DOI: <u>10.1109/MC.2016.22</u>

## OUTLOOK

**TABLE 1.** A framework for comparing computing generations, inspired by Mark Weiser.

		Human-computer		Application			
Generation	Time frame	ratio	Canonical device	Initial	Follow-on		
1	Mid-1930s	Many–1	Mainframe	Scientific calculation	Data processing		
2	Late 1960s	1–1	PC	Spreadsheet	Database management, document processing		
3	Late 1980s	1-many	Inch/foot/yard	Calendar and contact management, human– human communication	Location-based services, social media, app ecosystem, education		
4	Mid-2000s	Many-many	Cloud/crowd/shroud	Personal navigation and entertainment	Health advisors, educational assistants, supply chain logistics		

Gregory Abowd (GT). "Beyond Weiser: From ubiquitous computing to collective computing." DOI: <u>10.1109/MC.2016.22</u>

## OUTLOOK

## **TABLE 1.** A framework for comparing computing generations, inspired by Mark Weiser.

		SHOGS OF DELOCE CLAIR OF WAR SHOWN	Human-computer		Application			
	Generation	Time frame	ratio	Canonical device	Initial	Follow-on		
Contract of the second	الإستان والمستان والمستان والمستان والمستان والمستان	Mid-1930s	Many–1	Mainframe	Scientific calculation	Data processing		
بعن	2	Late 1960s	1–1	PC	Spreadsheet	Database management, document processing		
	3	Late 1980s	1-many	Inch/foot/yard	Calendar and contact management, human—human communication	Location-based services, social media, app ecosystem, education		
	4	Mid-2000s	Many-many	Cloud/crowd/shroud	Personal navigation and entertainment	Health advisors, educational assistants, supply chain logistics		

Gregory Abowd (GT). "Beyond Weiser: From ubiquitous computing to collective computing." DOI: <u>10.1109/MC.2016.22</u>

## **OUTLOOK**

**TABLE 1.** A framework for comparing computing generations, inspired by Mark Weiser.

		Human-computer		Application			
Generation	Time frame	ratio	Canonical device	Initial	Follow-on		
1	Mid-1930s	Many–1	Mainframe	Scientific calculation	Data processing		
2	Late 1960s	1-1	PC	Spreadsheet	Database management, document processing		
3	Late 1980s	1–many	Inch/foot/yard	Calendar and contact management, human– human communication	Location-based services, social media, app ecosystem, education		
4	Mid-2000s	Many-many	Cloud/crowd/shroud	Personal navigation and entertainment	Health advisors, educational assistants, supply chain logistics		

Gregory Abowd (GT). "Beyond Weiser: From ubiquitous computing to collective computing." DOI: <u>10.1109/MC.2016.22</u>

)UTL(	n	Time frame	Human-computer ratio	Car		
		Mid-1930s	Many–1	Mai	tions, inspired	by Mark Weiser.
enerati		Late 1960s	1–1	PC	A Initial	pplication Follow-on
1					c calculation	Data processing
2		Late 1980s	1-many	Inch	heet	Database management, document processing
3					r and contact ment, human-	Location-based services, social media, app ecosyster
4		Mid-2000s	Many-many	Clou	communication I navigation and nment	Health advisors, educationa assistants, supply chain log


# $\lim_{t \to \infty} ({ m ratio}) = {f 0} \ { m humans} : { m machines}$

OUTLO	n	Time frame	Human-computer ratio	Car			
		Mid-1930s	Many–1	Mai	tions, inspired l	by Mark Weiser.	
An Post One		Late 1960s	1_1	PC		pplication	
Generati					Initial	Follow-on	
1					c calculation	Data processing	
2		Late 1980s	1–many	Inch	heet	Database management, document processing	
3					r and contact ment, human—	Location-based services, social media, app ecosystem,	
	Mid-2000s		Many many	Clou	communication	education	
4			Many-many		I navigation and nment	Health advisors, educational assistants, supply chain logistics	

# Follow the money.

## Capital expenditures, quarterly






Note: Data are for calendar quarters and include finance leases.

Source: the companies

## Capital expenditures, quarterly





Note: Data are for calendar quarters and include finance leases.

Source: the companies













Investor and tech pundit Paul Kedrosky says that, as a percentage of gross domestic product, spending on AI infrastructure has already exceeded spending on telecom and internet infrastructure from the dot-com boom—and it's still growing. He also argues that one explanation for the U.S. economy's ongoing strength, despite tariffs, is that spending on IT infrastructure is so big that it's acting as a sort of privatesector stimulus program

Capex spending for AI contributed more to growth in the U.S. economy in the past two quarters than all of consumer spending, says Neil Dutta, head of economic research at Renaissance Macro Research, citing data from the Bureau of Economic Analysis.

A global accounting of this infrastructure spending would be even bigger, as it would include capex from these companies' most important partners. Foxconn has recently spent big building out factories for Apple in India, which just supplanted China as the

Rank	System	Cores	Rmax (PFlop/s)	Rpeak (PFlop/s)	Power (kW)
1	El Capitan - HPE Cray EX255a, AMD 4th Gen EPYC 24C 1.8GHz, AMD Instinct MI300A, Slingshot-11, TOSS, HPE DOE/NNSA/LLNL United States	11,039,616	1,742.00	2,746.38	29,581
2	Frontier - HPE Cray EX235a, AMD Optimized 3rd Generation EPYC 64C 2GHz, AMD Instinct MI250X, Slingshot-11, HPE Cray OS, HPE DOE/SC/Oak Ridge National Laboratory United States	9,066,176	1,353.00	2,055.72	24,607
3	Aurora - HPE Cray EX - Intel Exascale Compute Blade, Xeon CPU Max 9470 52C 2.4GHz, Intel Data Center GPU Max, Slingshot-11, Intel DOE/SC/Argonne National Laboratory United States	9,264,128	1,012.00	1,980.01	38,698
4	JUPITER Booster - BullSequana XH3000, GH Superchip 72C 3GHz, NVIDIA GH200 Superchip, Quad-Rail NVIDIA InfiniBand NDR200, RedHat Enterprise Linux, EVIDEN EuroHPC/FZJ Germany	4,801,344	793.40	930.00	13,088
5	Eagle - Microsoft NDv5, Xeon Platinum 8480C 48C 2GHz, NVIDIA H100, NVIDIA Infiniband NDR, Microsoft Azure Microsoft Azure United States	2,073,600	561.20	846.84	

Rank	System	Cores	Rmax (PFlop/s)	Rpeak (PFlop/s)	Power (kW)
1	El Capitan - HPE Cray EX255a, AMD 4th Gen EPYC 24C 1.8GHz, AMD Instinct MI300A, Slingshot-11, TOSS, HPE DOE/NNSA/LLNL United States	11,039,616	1,742.00	2,746.38	29,581
2	Frontier - HPE Cray EX235a, AMD Optimized 3rd Generation EPYC 64C 2GHz, AMD Instinct MI250X, Slingshot-11, HPE Cray OS, HPE DOE/SC/Oak Ridge National Laboratory United States	9,066,176	1,353.00	2,055.72	24,607
3	Aurora - HPE Cray EX - Intel Exascale Compute Blade, Xeon CPU Max 9470 52C 2.4GHz, Intel Data Center GPU Max, Slingshot-11, Intel DOE/SC/Argonne National Laboratory United States	9,264,128	1,012.00	1,980.01	38,698
4	JUPITER Booster - BullSequana XH3000, GH Superchip 72C 3GHz, NVIDIA GH200 Superchip, Quad-Rail NVIDIA InfiniBand NDR200 RedHat Enternrise Linux FVIDEN	4,801,344	793.40	930.00	13,088

indertal at the strict of the

Eagle - Microsoft NDv5, Xeon Platinum 8480C 48C 2GHz, NVIDIA H100, NVIDIA Infiniband NDR, Microsoft Azure Microsoft Azure United States 2,073,600

561.20

846.84



Rank	System	Cores	Rmax (PFlop/s)	Rpeak (PFlop/s)	Power (kW)	
1	<b>El Capitan</b> - HPE Cray EX255a, AMD 4th Gen EPYC 24C 1.8GHz, AMD Instinct MI300A, Slingshot-11, TOSS, HPE DOE/NNSA/LLNL	11,039,616	1,742.00	2,746.38	29,581	
	United States					
2	Frontier - HPE Cray EX235a EPYC 64C 2GHz, AMD Instir Cray OS, HPE DOE/SC/Oak Ridge Nationa United States					
3	Aurora - HPE Cray EX - Inte CPU Max 9470 52C 2.4GHz, Slingshot-11, Intel DOE/SC/Argonne National Laboratory United States					
4	JUPITER Booster - BullSequana XH3000, GH Superchip 72C 3GHz, NVIDIA GH200 Superchip, Quad-Rail NVIDIA InfiniBand NDR200 RedHat Enternrise Linux FVIDEN		793.40	930.00	13,088	
Para in Mari	Burnistic service of the service of	enologia de la	entrophyte actas	La Randinina Street	SPERCALLE.	asta in manistrate services

indertal at the strict of the


Eagle - Microsoft NDv5, Xeon Platinum 8480C 48C 2GHz, NVIDIA H100, NVIDIA Infiniband NDR, Microsoft Azure Microsoft Azure United States

2,073,600

561.20

846.84







2x 56c Intel Sapphire Rapids Host CPUs 2.0 TB DDR5-4800 Host DRAM 8x NVIDIA H100 / 80 GB HBM GPU options 8x AMD MI300X / 192 GB HBM 8x 3.84 TB E1.S NVMe Local scratch 1x 960 GB M.2 NVMe Boot disk 2x 1.92 TB M.2 NVMe | Service cache 8x400G NDR InfiniBand Backend NICs Microsoft 100G SmartNIC Frontend NIC

# Future supercomputers will be tuned for (cloud-based) LLM workloads.

## What will those look like?























Legend:


element-wise layers


intermediate tensors

weights








































Input 3: Execution strategy


— how will the computation
be mapped to the machine?





Input 3: Execution strategy

— how will the computation
be mapped to the machine?










(b) Model Parallelism

(c) Layer Pipelining

(Tensor)

Input 3: Execution strategy

— how will the computation
be mapped to the machine?



Ontimization	Year	Related	Comp	Comp	Mem	em Mem Mem Net		Net	range	
Optimization	Tear	system	time	util	time	cap	$\mathbf{BW}$	time	$\mathbf{BW}$	range
Data parallelism (DP) [61]	1989	network	_	<b>1</b>	_	<b>111</b>	_	1	1	1 batch
DP overlap [25]	2017	network	<b>1</b>	<b>1</b>	_	_	_	<b>111</b>	_	true/false
Optimizer sharding [24]	2019	network	1	_	_	<b>1</b>	_	_	_	true/false
Recompute [5, 10]	2000	compute	11	_	_	<b>111</b>	_	_	_	full/attn/none
Fused layers [28]	2018	compute	_	<b>11</b>	<b>1</b>	<b>1</b>	<b>1</b>	_	_	true/false
Microbatch training [13]	2019	compute	_	<b>11</b>	_	<b>†††</b>	_	_	_	$1 \dots batch/DP$
Pipeline parallelism (PP) [7, 13]	2012	network	<u> </u>	<b>#</b>	_	<b>1</b>	_	1	1	1blocks
PP 1F1B schedule [7, 32]	2012	network	_	_	_	<b>1</b>	_	_	_	true/false
PP interleaving [33]	2021	network	1	<b>11</b>	_	<b>1</b>	_	<b>↑</b>	11	1blocks/PP
PP RS + AG [21]	2022	network	_	_	_	_	_	1	<b>1</b>	true/false
Tensor parallelism (TP) [7, 22, 49]	2012	network	<b>1</b>	<b>1</b>	_	<b>1</b>	<b>1</b>	111	111	1attn
TP RS + AG instead AR [33]	2021	network	_	_	<b>1</b>	<b>↑</b>	_	1	1	true/false
Sequence parallelism (SP) [21]	2022	network	1	_	<b>1</b>	<b>1</b>	<b>1</b>	<b>↑</b>	<b>1</b>	true/false
TP redo for SP [21]	2022	network	_	_	_	1	_	<b>↑</b>	<b>↑</b>	true/false
TP overlap [58]	2022	network	<b>1</b>	<b>↓</b>	_	_	_	11	_	true/false
Weight offload [48]	2021	memory	_	_	<b>1</b>	<del>                                      </del>	<b>1</b>	_	_	true/false
Activation offload [48]	2021	memory	_	_	<b>↑</b>	<b>111</b>	<b>↑</b>	_	_	true/false
Optimizer offload [48]	2021	memory	_	_	<b>1</b>	1	<b>↑</b>	_	_	true/false

रिक्र के स्थानिक के कर्ति कर्ति कर्ति के स्थानिक के कि स्थानिक के कि स्थानिक के कि स्थानिक के स्थान

Input 3: Execution strategy


— how will the computation
be mapped to the machine?



Constraint	Rodine	Related	Comp	Comp	Mem	Mem	Mem	Net	Net	
Optimization	Year	system	time	util	time	cap	$\mathbf{BW}$	time	BW	range
Data parallelism (DP) [61]	1989	network	_	1	_	1111	_	1	1	1 batch
DP overlap [25]	2017	network	1	1	_	_	_	111	_	true/false
Optimizer sharding [24]	2019	network	1	_	_	11	_	_	_	true/false
Recompute [5, 10]	2000	compute	11	_	_	<b>1</b> 11	_	_	_	full/attn/none
Fused layers [28]	2018	compute	_	11	11	11	1	_	_	true/false
Microbatch training [13]	2019	compute	_	11	_	111	_	_	_	1 batch/DP
Pipeline parallelism (PP) [7, 13]	2012	network	1	<b>1</b>	_	<b>1</b> 1	_	1	1	1blocks
PP 1F1B schedule [7, 32]	2012	network	_	_	_	11	_	_	_	true/false
PP interleaving [33]	2021	network	1	11	_	1	_	1	11	1blocks/PP
PP RS + AG [21]	2022	network	_	_	_	_	_	1	11	true/false
Tensor parallelism (TP) [7, 22, 49]	2012	network	<b>1</b>	<b>1</b>	_	11	11	1111	111	1attn
TP RS + AG instead AR [33]	2021	network	_	_	1	1	_	1	1	true/false
Sequence parallelism (SP) [21]	2022	network	1	_	1	11	1	1	1	true/false
TP redo for SP [21]	2022	network	_	_	_	1	_	1	1	true/false
TP overlap [58]	2022	network	1		_	_	_	11	_	true/false
Weight offload [48]	2021	memory			1	111	1		_	true/false
Activation offload [48]	2021	memory	_	_	1	111	1	_	_	true/false
Optimizer offload [48]	2021	memory	_	_	1	1	1	_	_	true/false
A service of the serv	Carrie and									

Input 3: Execution strategy


— how will the computation be mapped to the machine?



Optimization	Yeai	Related	Comp	Comp	Mem	Mem	Mem	Net	Net	range
	3	system	ime	util	time	cap	BW	time	BW	
Data parallelism (DP) [61]	1989	network		1	_		_	1	1	1 batch
DP overlap [25]	2017	network		1	_	_	_	111	_	true/false
Optimizer sharding [24]	2019	network		_	_		_	_	_	true/false
Recompute [5, 10]	2000	compute	11	_	_	<b>111</b>	_	_	_	full/attn/none
Fused layers [28]	2018	compute		11	11	11	1	_	_	true/false
Microbatch training [13]	2019	compute		11	_	<b>111</b>	_	_	_	1 batch/DP
Pipeline parallelism (PP) [7, 13]	2012	network	G T	<b>1</b>	_	<b>1</b>	_	1	1	1 blocks
PP 1F1B schedule [7, 32]	2012	network	<u> </u>	_	_	<b>1</b>	_	_	_	true/false
PP interleaving [33]	2021	network	\$ 1	<b>1</b> 1	_	1	_	1	11	1blocks/PP
PP RS + AG [21]	2022	network	- <del>-</del>	_	_	_	_	1	11	true/false
Tensor parallelism (TP) [7, 22, 49]	2012	network	<b>* * * * * * * * * *</b>	<b>1</b>	_	<b>1</b>	<b>1</b>	111	1111	1attn
TP RS + AG instead AR [33]	2021	network	_	_	1	1	_	1	1	true/false
Sequence parallelism (SP) [21]	2022	network	A The same of the	_	1	11	1	<b>↑</b>	<b>↑</b>	true/false
TP redo for SP [21]	2022	network	<u> </u>	_	_	1	_	1	<b>↑</b>	true/false
TP overlap [58]	2022	network	1	1	_	_	_	11	_	true/false
Weight offload [48]	2021	memory	<u>*</u> –	_	1	<b>111</b>	1	_	_	true/false
Activation offload [48]	2021	memory	_	_	1	111	1	_	_	true/false
Optimizer offload [48]	2021	memory	_	_	1	1	1	_	_	true/false
			<u> </u>							


Input 3: Execution strategy

— how will the computation
be mapped to the machine?



Optimization	Year	Related system	Comp time	Comp util	Mem time	Mem cap	Mem BW	Net time	Net BW	ange
Data parallelism (DP) [61]	1989									batch
DP overlap [25]	2017	network	1	1	_	_	_	111	_	true/false
Optimizer sharding [24]	2019	network	1	_	_	<b>1</b>	_	_	_	true/false
Recompute [5, 10]	2000	compute	11	_	_	<b>111</b>	_	_	_	full/attn/none
Fused layers [28]	2018	compute	_	<b>11</b>	<b>1</b>	<b>1</b>	1	_	_	true/false
Microbatch training [13]	2019	compute	_	11	_	111	_	_	_	1 batch/DP
Pipeline parallelism (PP) [7, 13]	2012	network	1	<b>1</b>	_	<b>1</b>	_	1	1	1blocks
PP 1F1B schedule [7, 32]	2012	network	_	_	_	11	_	_	_	true/false
PP interleaving [33]	2021	network	1	11	_	1	_	1	11	1blocks/PP
PP RS + AG [21]	2022	network	_	_	_	_	_	1	11	true/false
Tensor parallelism (TP) [7, 22, 49]	2012	network	<b>1</b>	<b>1</b>	_	<b>1</b>	<b>1</b>	111	111	1attn
TP RS + AG instead AR [33]	2021	network	_	_	1	1	_	1	1	true/false
Sequence parallelism (SP) [21]	2022	network	1	_	1	11	1	1	1	true/false
TP redo for SP [21]	2022	network	_	_	_	1	_	1	1	true/false
TP overlap [58]	2022	network	1	1	_	_	_	11	_	true/false
Weight offload [48]	2021	memory	_	_	1	<b>111</b>	1	_	_	true/false
Activation offload [48]	2021	memory	_	_	1	111	<b>↑</b>	_	_	true/false
Optimizer offload [48]	2021	memory	_	_	1	1	1	_	_	true/false

Input 3: Execution strategy how will the computation be mapped to the machine?




	Optimization	Year	Related	Comp time	Comp util	Mem time		Mem BW	Net time	Net BW	range	
	Data parallelism (DP) [61]	1989	network	- time	1	<u> </u>	cap		111116	<b>1</b>	1 ba	tch
	DP overlap [25]	2017	network	1	ļ	_	_	_		_	true/fa	lse
LLM	Optimizer sharding [24]	2019	network	Ţ	_	_	<b>11</b>	_	_	_	true/fa	alse
	Recompute [5, 10]	2000	compute	11		_	111	_	_	_	full/at	n/none
	Fused layers [28]	2018	compute	_	11	11	11	1	_	_	true/fa	lse
A CONTRACTOR OF THE PARTY OF TH	Microbatch training [13]	2019	compute	_	11	_	111	_	_	_	1 ba	tch/DP
	Pipeline parallelism (PP) [7, 13]	2012	network	1	11	_	11	_	1	1	1 blo	ocks
	PP 1F1B schedule [7, 32]	2012	network	_	_	_	11	_	_	_	true/fa	alse
ρνο	PP interleaving [33]	2021	network	1	11	_	1	_	1	11	1 blo	ocks/PP
exe	PP RS + AG [21]	2022	network	_	_	_	_	_	<u> </u>	<u> </u>	true/fa	lse
B. C.	Tensor parallelism (TP) [7, 22, 49]	2012	network	क्षांस्टर्स के के अर्थ ए	u je za sie je	<u>—</u>	g consideration	ng property seeks		STE OFFICE STATES	1at	13 12 14 14 14 14 14 14 14 14 14 14 14 14 14
	TP RS + AG instead AR [33]	2021	n	- Saniela de	- A Company Company	niedling					_	in to excellent in
	Sequence parallelism (SP) [21]	2022	ne Co	mp	Comp	Me	m A	lem	Men	n N	let	Net
	TP redo for SP [21] TP overlap [58]	2022 2022	ne tin	ne	util	tim	e c	ap	BW	t	ime	BW
Weight offload [48]	and the second of the second o	ıemor	برسين وسناد بالمعت أهد	Mark Andrews	- Sagar Colina	1	reservations.		<u> </u>	1.1.20 - 1.2		_
		•			1 •	•	*** 	1 •				
Activation offload [4	4	nemor	y –	•	_	ı	•	111	ı		_	_
Optimizer offload [48	8] 2021 m	nemor	y –		_	1		<b>1</b>	<b>↑</b>		_	_

nephionical dinisianista propertionical dinisianista propertionista de propertionist Levalte in action and in the text of the period in the text of the period in the series of the serie

## Input 3: Execution strategy — how will the computation be mapped to the machine?

## Estimating future LLM performance on future hardware




a factor of TP except for the activation space:

$$Flops_{\rm fw}^{\rm BLK} \approx Flops_{\rm recomp}^{\rm BLK} \approx Flops_{\rm agrad}^{\rm BLK} \approx Flops_{\rm wgrad}^{\rm BLK} \approx \frac{12 \, {\rm batch} \times {\rm seq} \times {\rm hidden}^2}{TP}$$
 
$$\frac{M_{\rm weight}^{\rm BLK} \approx 12 \, {\rm hidden}^2 B_{\rm weight}}{TP}$$
 
$$M_{\rm act}^{\rm BLK} \approx {\rm batch} \times {\rm seq} \times {\rm hidden} \times \left(4B_{\rm act} + 2 + \frac{12B_{\rm act}}{TP} + (2B_{\rm act} + 1) \frac{{\rm attn} \times {\rm seq}}{TP \times {\rm hidden}}\right) B_{\rm act}$$
 
$$M_{\rm act\_checkpoint}^{\rm BLK} = \frac{{\rm batch} \times {\rm seq} \times {\rm hidden} \, B_{\rm act}}{TP} .$$
 
$$(2.15)$$

For the case of partial activation recomputation [91], attention-related activations are not stored and activation space becomes:

(See Isaev's thesis: <a href="https://hdl.handle.net/1853/75228">https://hdl.handle.net/1853/75228</a>)







```
Ilm.py
          X
calculon > Ilm > 🕏 Ilm.py
       class Llm:
          def _compute_batch_stats(self):
1448
1730
           if self.exe.data_par > 1 and self.exe.training:
             if self.exe.data_par_overlap:
1731
1736
                # We can overlap DP with BW pass, overlap[ing AR for previous layer
                # with BW for current, except when optimizer sharded. We can't overlap
1737
                # during optimizer step as we RS grads before step and AG weights after
1738
                # Overlappable chunks have overlap size equal to
1739
                # blocks_per_chunk * num_microbatches
1740
                # In case of 1F1B schedule, num_microbatches == pipeline_par
1741
                overlap_window = self.exe.pipeline_par * chunk_dp_overlap_time
1742
1743
                overlap_compute = self.exe.pipeline_par * chunk_dp_compute_time
                chunk_dp_time = self._blocks_per_chunk * self._block_dp_time
1744
                # We may have PP and DP comm colliding if DP comm takes longer than
1745
                # a single chunk BW time. We can't collide more PP than microbatches
1746
1747
                if self._dp_net == self._pp_net:
                  if self.exe._num_microbatches % self.exe.pipeline_par != 0:
1748
                    num_overlapped_pp = min(
1749
                      chunk_dp_time // chunk_bw_time,
1750
                      self.exe._num_microbatches % self.exe.pipeline_par)
1751
1752
                 else:
                    num_overlapped_pp = min(
1753
1754
                      chunk_dp_time // chunk_bw_time,
1755
                      self.exe.pipeline_par)
1756
                else:
                  # if PP and DP on different networks, overlapping is fine
1757
                 num_overlapped_pp = 0
1758
                # we add DP/PP collision time and compute slowdown due to overlap
1759
                overlap_inflection = chunk_dp_time - (overlap_window -
1760
1761
                  num_overlapped_pp * chunk_bw_pp_time) + overlap_compute * \
1762
                  self._dp_net.processor_usage
                if overlap_inflection > 0:
1763
                  # Tcomm is larger than compute, excess is exposed
1764
                  overlappable_chunks_exposed_time = num_overlappable_chunks * \
1765
                    overlap_inflection
1766
1767
                else:
                  # Tcomm is smaller than compute and hidden, but it contributes to
1768
```

of a set of M. Japla jawatap yay shark oo salii Japlani. japi "Mil yadaar"). sad

## Input 3: Execution strategy — how will the computation be mapped to the machine?









Input 3: Execution strategy

— how will the computation
be mapped to the machine?









Input 3: Execution strategy

— how will the computation
be mapped to the machine?



Input 3: Execution strategy


— how will the computation
be mapped to the machine?



# exe

## Inefficiency gaps


(Dependencies that inhibit full utilization)





Input: Execution strategy —


w will the computation


mapped to the machine?














#### Six case studies

Applying Calculon and interpreting its results.

- 1. Comparing data vs. tensor vs. pipeline parallelism: Can combine and tune to manage time-space tradeoffs
- 2. Characterizing the "speed distribution:" An optimal configuration can be a "needle in a haystack"
- 3.Strong scaling analysis: Speed "cliffs" and "plateaus" exist due to "awkward mappings"
- 4. Offload memory: Slow, "low" bandwidth memory can dramatically reduce fast memory capacity requirements
- 5. Price-performance analysis: How should you set up your next \$100 million system?
- 6. Next-gen models: What happens at 100 trillion parameters (and beyond)?


#### Six case studies

Applying Calculon and interpreting its results.

- 1. Comparing data vs. tensor vs. pipeline parallelism: Can combine and tune to manage time-space tradeoffs
- 2. Characterizing the "speed distribution:" An optimal configuration can be a "needle in a haystack"
- 3. Strong scaling analysis: Speed "cliffs" and "plateaus" exist due to "awkward mappings"
- **4.**Offload memory: Slow, "low" bandwidth memory can dramatically reduce fast memory capacity requirements
- **5.Price-performance analysis:** How should you set up your next \$100 million system?
- 6. Next-gen models: What happens at 100 trillion parameters (and beyond)?

Analyzing an algorithmic design choice that balances parallelization with memory use.

#### Compute pipeline




Analyzing an algorithmic design choice that balances parallelization with memory use.

Compute pipeline K K-2 K-1 K+1 Prefetch K K-2 K-1 K+1 Compute K-2 K-1 K K+1 Offload  $t_{i-3}$   $t_{i-2}$   $t_{i-1}$   $t_{i}$   $t_{i+1}$   $t_{i+2}$   $t_{i+3}$ Time


Analyzing an algorithmic design choice that balances parallelization with memory use.

#### Memory exchange at time t



#### Slow but cheap

Analyzing an algorithmic design choice that balances parallelization with memory use.



Memory exchange at time t Offloading memory K+2 K-3 K-2 K-1 K K+1 K+3 **GPU** memory K-1 K K+1

Problem:

Given a model, a specific GPU configuration, and a maximum GPU memory,


pick the parallelization strategy, size & speed of slow memory

so that communication time is just hidden.

Slow but cheap

Analyzing an algorithmic design choice that balances parallelization with memory use.

Memory exchange at time t



#### Problem:

Given a model, a specific GPU configuration, and a maximum GPU memory,


pick the parallelization strategy, size & speed of slow memory

so that communication time is just hidden.

### Slow but cheap

Analyzing an algorithmic design choice that balances parallelization with memory use.

Memory exchange at time t



#### Problem:

Given a model, a specific GPU configuration, and a maximum GPU memory,


pick the parallelization strategy, size & speed of slow memory

so that communication time is just hidden.

#### Slow but cheap

Analyzing an algorithmic design choice that balances parallelization with memory use.






(a) Sample rate and HBM usage

(b) Offloading bandwidth and usage

†	t=32 -	213 12G	207 12G	204 7G	200 10G	197 10G	192 9G	t=32 -	96G 484G	96G 461G	95G 239G	274G 176G	274G 147G	381G 102G
1	t=16 -	246 14G	239 14G	234 9G	230 9G	224 19G	217 18G	t=16 -	118G 542G	118G 490G	118G 253G	118G 240G	432G 216G	555G 160G
Infinite	t=8 -	248 41G	250 18G	245 18G	239 13G	232 36G	222 35G	t=8 -	327G 2T	131G 549G	131G 494G	148G 255G	586G 353G	843G 233G
Infil	t=4 -	177 72G	238 72G	241 25G	235 25G	223 72G	211 66G	t=4 -	593G 4T	593G 2T	149G 552G	149G 507G	593G 706G	2T 292G
	t=2 -	42 36G	93 50G	159 43G	175 43G	169 44G	162 38G	t=2 -	450G 1T	151G 900G	226G 669G	226G 565G	226G 533G	450G 382G
	t=1 -	42 72G	38 72G	97 72G	145 72G	155 73G	144 73G	t=1 -	455G 2T	455G 1T	455G 904G	455G 683G	455G 592G	455G 586G
		Q//>	2/2	Q//A	\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\	Q//\6	8/32		Q // \	2/2	Q//A	\right\( \frac{1}{2} \right\)	Q//\6	Q/32




(b) Offloading bandwidth and usage (a) Sample rate and HBM usage t = 3212G 102G Data vs. tensor vs. pipeline parallelism 246 555G t=16 (d \* t \* p = 4096)160G 248 843G 250 t=8 41G 18G 233G 238 t=4P1 P1 P2 P3 72G 292G 450G t=2 50G 382G 145 38 155 455G 455G t=173G 73G 586G

(a) Sample rate and HBM usage (b) Offloading bandwidth and usage 200 192 96G t = 32 -239G 12G 9G 10G 10G 239 230 224 217 t = 16 -14G 18G 9G 19G 250 245 1G 843G Infinite 13 Unlimited slow memory 18G 255G 18G 233G 238 241 223 66G 72G 25G 25G 72G offload 159 175 169 162 HBM 50G 43G 43G 44G 38G mem 145 155 73G 73G Processor

(a) Sample rate and HBM usage

(b) Offloading bandwidth and usage




(a) Sample rate and HBM usage

(b) Offloading bandwidth and usage

1	t=32 -	213 12G	207 12G	204 7G	200 10G	197 10G	192 9G	t=32 -	96G 484G	96G 461G	95G 239G	274G 176G	274G 147G	381G 102G
†	t=16 -	246 14G	239 14G	234 9G	230 9G	224 19G	217 18G	t=16 -	118G 542G	118G 490G	118G 253G	118G 240G	432G 216G	555G 160G
nite	t=8 -	248 41G	250 18G	245 18G	239 13G	232 36G	222 35G	t=8 -	327G 2T	131G 549G	131G 494G	148G 255G	586G 353G	843G 233G
Infil	t=4 -	177 72G	238 72G	241 25G	235 25G	223 72G	211 66G	t=4 -	593G 4T	593G 2T	149G 552G	149G 507G	593G 706G	2T 292G
	t=2 -	42 36G	93 50G	159 43G	175 43G	169 44G	162 38G	t=2 -	450G 1T	151G 900G	226G 669G	226G 565G	226G 533G	450G 382G
	t=1 -	42 72G	38 72G	97 72G	145 72G	155 73G	144 73G	t=1 -	455G 2T	455G 1T	455G 904G	455G 683G	455G 592G	455G 586G
		Q//>	Q /2	Q//A	\right\( \frac{1}{\pi} \right\)	Q//\6	8/32		Q // >	2/2	Q//A	Q .	Q//\6	Q/32

#### Megatron-1T training on 4096 H100 80 GiB GPUs with a

#### Consider the slowest configuration in this space...








75% less fast memory,

71% less offload bandwidth, and

45% less slow memory.



#### Megatron-1T training on 4096 Hi secondary memory available

(a) Sample rate and HBM usage

t=32 -	213 12G	207 12G	204 7G	200 10G	197 10G	192 9G	
t=16-	246 14G	239 14G	234 9G	230 9G	224 19G	A Secretary of the second	t=
t=8-	248 41G	250 18G	245 18G	239 13G	232 36G	222 35G	para a

(t,p) = (32,32):

192 sample/s

9 GiB fast mem.

ading 381 GB/s offload bw.

	1(1)21(G	iik sid	ow me	A P. T.			
	900	900	239G	274G		381G 102G	A Contraction of the Contraction
.6 -	118G 542G		118G 253G	118G 240G	432G	The state of the s	
:8 -	327G 2T	131G 549G	131G 494G	148G 255G		843G 233G	

If fast memory is a premium, another configuration is  $\xi_{\alpha}$ 

5x faster (vs 6.5x), using

88% less fast memory (vs. 75%),

16% less offload bandwidth (vs. 71%), and

29% less slow memory (vs. 45%).

s with a

## Six case studies (recap)

Applying Calculon and interpreting its results.

- 1. Comparing data vs. tensor vs. pipeline parallelism: Can combine and tune to manage time-space tradeoffs
- 2. Characterizing the "speed distribution:" An optimal configuration can be a "needle in a haystack"
- 3. Strong scaling analysis: Speed "cliffs" and "plateaus" exist due to "awkward mappings"
- 4. Offload memory: Slow, "low" bandwidth memory can dramatically reduce fast memory capacity requirements
- 5. Price-performance analysis: How should you set up your next \$100 million system?
- 6. Next-gen models: What happens at 100 trillion parameters (and beyond)?

#### Aside:

# Algorithmic aspects of overlapping computation & communication

communication steps will be needed to rearrange the data to make it contiguous in the other two dimensions so that 1D FFTs can be performed in those directions as well. In this case, with  $2^{28}$  processors, there must be at least  $2^{14} \times 2^{14} \times 2^{14} = 2^{42} \approx 4.4 \times 10^{12}$  elements total, which is a much more manageable problem size. The time required for just the computation on our hypothetical exascale machine would be 68.8  $\mu$ s. Therefore, we only consider the pencils approach.

For performance models, we consider a simple LogP-based model in which we assume no overlap of communication and computation, and a more complicated model in which there is substantial overlap of communication and computation.

**3.2.1.** No Overlap Model. If we do not consider overlap of communication, we get that each processor computes its portion of the data, and during each communication round has to communicate with p other processors. The corresponding expression for the runtime of the 3D FFT using the LogP performance model is

$$T = t_c \frac{N}{P} \log_2 N + 2(p-1)(L+o) + 2(p-2)g$$

Note that we do not do any latency-hiding, because we treat the latency here as the cost to send the entire message, not just the first word.

**3.2.2. Overlap Model.** Now all wing overlap of comparations are updated as a performance model, using instead of LogP the LogGP model [10] which extends it by adding a bandwidth term G that represents a per-unit cost of transferring data over the network. The model assumes that one  $n \times \frac{n}{p}$  sheet is computed at a time, with communication of each sheet occurring after its computation,

Figur penc

in a comp of the the cc comn with a the cc expre

T=:

In the It cor the re It is one r some

See: Isaev, Eswar, V. (SPAA'25): "Brief announcement: Optimality conditions for parallel communication-avoiding matrix multiplication with overlapped communication."

#### Compute

#### Communicate

#### Avoid:

... Compute

Comm.

• • •

#### Avoid:

• • •

Compute

Comm.

#### Overlap:

• • •

Compute

Communicate

• • •

#### Overlap:

• • •

#### Compute

Communicate

• • •

Overlap:

• • •

Compute

Communicate

Theorists regard overlap as "engineering," largely ignoring it

#### Matrix multiply: 1D vs. 2D vs. 3D ("comm. avoiding") algorithms


Comm volume

#### Matrix multiply: 1D vs. 2D vs. 3D ("comm. avoiding") algorithms




Comm volume

#### Matrix multiply: 1D vs. 2D vs. 3D ("comm. avoiding") algorithms




## At this many processes, 3D is faster than 2D


#### Now consider overlap and execution time:



#### Minimum bandwidths

needed for perfect overlap





New crossover ~ 11x larger!

#### Minimum bandwidths


needed for perfect overlap

$$\beta_{1\mathbf{d}} = \gamma \frac{\mathbf{p}}{\mathbf{d_3}}$$

$$eta_{1d} = \gamma \frac{\mathbf{p}}{\mathbf{d_3}}$$
  $eta_{2d} = \gamma \frac{2\sqrt{\mathbf{p}}}{\sqrt{\mathbf{d_2d_3}}}$ 

$$eta_{\mathbf{3d}} = \gamma rac{\mathbf{2}\sqrt[3]\mathbf{p}}{\sqrt[3]{\mathbf{d_1d_2d_3}}}$$


#### Matrix multiply: 2D vs. 3D ("comm. avoiding") algorithms





#### What's next?

## Modeling physical characteristics of data center

## What could we build?







#### Given an algorithm

and a fixed power

& transistor budget,
pick the cores, caches, topology,
& all speeds and feeds
to minimize execution time.

Given an algorithm and a fixed power (Constraints!) & transistor budget, pick the cores, caches, topology, & all speeds and feeds

to minimize execution time.

Given an algorithm and a fixed power & transistor budget,


## pick the cores, caches, topology, & all speeds and feeds

to minimize execution time.


Given an algorithm and a fixed power & transistor budget, pick the cores, caches, topology, & all speeds and feeds to minimize execution time.



#### Power allocation for an "optimal" matrix multiply machine



#### Power allocation for an "optimal" matrix multiply machine




ORNL Summit (13-14 MW): 67.0% GPU compute
14.9% CPU compute


4.8% memory5.3% network + disk8% node overhead


#### Power allocation for an "optimal" 3D FFT machine?


#### Power allocation for an "optimal" 3D FFT machine





#### 3D FFT vs. "Stencil" machines











### Demand, supply, ... and new demand?

Follow the money: Our supercomputers will be machines tuned for AI.

What could such machines look like? A performance model might tell you.

What else could and should we build???



